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ABSTRACT: An interleaving technique is proposed to enhance the throughput of current-mode CMOS discrete time
chaotic sources based on the iteration of unidimensional maps. A discussion of the reasons and the advantages offered
by the approach is provided, together with analytical results about the conservation of some major statistical features.
As an example, application to an FM-DCSK communication system is proposed. To conclude, a sample circuit capable
of 20 Msample/s is presented.
INTRODUCTION
Interest in the hardware implementation of chaotic sys-
tems has recently been boosted by the expectations in
fields such as communication systems [8], biologically-
inspired computation [4], noise generation, EMI reduc-
tion [12], etc. Many applications depend on the exis-
tence of pseudo-random data streams of given statistical
properties and can directly benefit from chaos-based gen-
erators. In fact, the collocation of chaos at the border-
line between randomness and causality can be deployed
for building extremely simple analog CMOS noise-like
sources characterized by small areas and power require-
ments [3,5]. These are commonly based on discrete time
models like the one in Figure 1 [5, 6]. Note that for the
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Figure 1: Chaos based noise generation, exploiting a
discrete time one dimensional system. The circuit im-
plements xn+1 = f (xn), where f (·) is a suitable non-
invertible function.
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implementation of the individual building blocks, the cur-
rent mode approach is currently the best established one.
Regrettably, the systems proposed so far exhibit a limited
data rate which hinders their applicability. Even with un-
conventional design optimizations [1], it is difficult to
rise data rates over a few MHz.
Herein we propose the addressing of throughput issues
by means of hardware resources replication and parallel
operation. Particularly, we propose a technique for order-
2 concurrency which allows two identical independent
chaotic sources to share a large amount of their hardware.
The approach is validated by: i. analytical results about
major output statistical properties; ii. an application ex-
ample to an FM-DCSK communication system [8] and
iii. the simulation of a sample circuit designed over a
conventional 0.8µm CMOS technology and capable of
20 Msample/s.
ANALOG REGISTER OPTIONS
With reference to the model in Figure 1 and to operat-
ing frequencies, one of the most critical sections is the
memory which is required for keeping xn stable while
the map circuit evaluates xn+1. Analog operation is a pre-
requisite for truly chaotic behaviour, yet this introduces
errors in the in-loop signal path which must be kept ex-
tremely low as they have an immediate impact on the
output statistics of the chaotic source [2]. As expectable,
speed-accuracy trade-off do normally exist.
Since the analog memory synchronizes the circuit to an
external clock and is never allowed to provide a transpar-
ent connection from input to output, its operation is ac-
tually as the analog counterpart of a digital register. Just
as a digital register, it can be built up of more elementary
latching elements, in this case sample-and-hold (SH) or
track-and-hold (TH) units. Hence, three main degrees of
freedom are allowed to the designer: choice of the reg-
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ister architecture, the choice in between TH or SH ele-
ments, and the choice of the particular circuit for the SHs
or THs. Obviously, the three choices are interrelated.
For what concerns the register architecture and the pref-
erence to SHs or THs, it can be noticed that correct op-
eration can be obtained either by cascading TH elements
(as shown in Figures 1 and 2), by cascading SH elements
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Figure 2: Timings of an analog register designed by cas-
cading two TH elements (“T” = track phase, “H” = hold
phase).
(Figure 3), or by having two SH elements operating in
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Figure 3: Timings of an analog register designed by cas-
cading two SH elements (keys as in the previous figure,
plus “S” = sample phase, “N/A” = not available).
anti-parallel (Figure 4). Note that in the current mode
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Figure 4: Timings of an analog register designed by op-
erating two SH elements in anti-parallel (keys as in the
previous figures).
design approach, SH circuits (dynamic current mirrors)
show many advantages (e.g. the absence of device match-
ing issues) over THs and are generally preferred. The
figures show also the timing diagrams where the differ-
ences are justified by the fact that TH circuits can pro-
vide a valid output during the sampling phase, while SHs
can not. From the over-mentioned figures it is evident
that the cascaded circuits can process a new sample at
every clock period, while the anti-parallel one is capable
of a new sample every half clock period and is inherently
faster. Of course, in a practical circuit this is important
only if it is the analog register itself to be the speed lim-
iting factor, yet in chaotic circuits this is often the case.
Thus, was it not for other design issues, there would be
no doubt for preferring the anti-parallel SH solution. Ac-
tually, this is where the third degree of freedom, i.e. the
choice of a particular SH circuit comes into play.
As mentioned above, in-loop errors must be kept ex-
tremely low, so that optimized SH architectures must be
selected. When discussing the accuracy of analog mem-
ory element a distinction among signal independent and
signal dependent errors comes natural, so that, in current
mode operation, one writes:
Ioutn = Iinn−1 + f (Iinn−1)+σ (1)
where the three addends on the righthandside represent
the ideal behaviour, the signal dependent and the signal
independent error respectively. Discrete time chaotic cir-
cuit are known to be more sensitive to signal dependent
errors [2].
In current mode operation, the cascade of two SH (or TH)
stages has the property of allowing the cancellation of
signal independent errors, as long as the matching among
the two stages is sufficiently good. For instance, one can
easily arrange things in the spirit of the sample circuit of
Figure 5, where:
Iout1 = Iin+ f (Iin)+σ
Iin2 = IREF− Iout1
Iout2 = Iin2+ f (Iin2)+σ
Iout = IREF− Iout2
(2)
Note IREF is a suitably large current, and that the time-
indexes n, n− 1 etc. have been omitted for simplicity.
The output current is thus
Iout = Iin+g(Iin) (3)
where g(Iin) is the overall signal dependent error.
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Figure 5: A sample analog register which cancels signal
independent errors exploiting SH cascading.
Hence there is an opportunity of selecting SH circuits
specially optimized for reducing signal dependent errors,
then relying on SH cascading for the reduction of sig-
nal independent ones. In this way the signal dependent
errors to which chaotic circuits are most sensitive can
be addressed at their best, within each SH unit, while
less critic signal independent errors can be dealt with at
the register level exploiting the SH matching properties.
For instance, in [1] it is proposed the adoption of S2I
SHs [7] which have the property of dealing extremely
well with signal dependent errors regardless of matching,
while leaving a relatively large residual signal indepen-
dent error.
Because of the signal independent error cancellation
property, the cascaded SH analog register architecture is
often preferable to the anti-parallel one. Unfortunately,
this does normally mean sacrificing the operating speed
of the anti-parallel topology. In the following, an inter-
leaving technique is proposed which allows retaining the
advantages of both worlds.
INTERLEAVING
If two cascaded-SH analog registers are themselves con-
nected in anti-parallel, then the topology and the timing
diagrams shown in Figure 6 are obtained.
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Figure 6: Timings of an analog register designed by op-
erating two whole cascaded-SH analog registers in anti-
parallel (keys as in the previous figures).
Note that this architecture provides cancellation of SH
signal independent errors. Furthermore, it has the same
throughput as the architecture in Figure 4, i.e. a new sam-
ple every half clock cycle. The only difference is the as-
sociated delay: in the topology of Figure 4 the output is
delayed half a clock cycle with regard to input, while in
the topology of Figure 6 the delay is a whole clock cycle.
This means that if the architecture shown in Figure 6
is substituted for the analog memory in the discrete
time system given in Figure 1, still one cannot obtain a
chaotic circuit providing a new chaotic sample every half
clock cycle. However, two independent identical chaotic
sources showing interleaved operation can be obtained,
as it will be illustrated shortly.
Let us accept that these two systems exist, and name
them ‘(A)’ and ‘(B)’. Suppose that the sample x0 in Fig-
ure 6 corresponds to the initial condition x(A)0 of sys-
tem ‘(A)’ and that x1 corresponds to the initial condi-
tion x(B)0 of system ‘(B)’. If the clock period is T and
at t = 0 the analog register outputs x0, then from t = 0
to t = T/2 the map circuit operates on x(A)0 = x0 produc-
ing x(A)1 = f (x
(A)
0 ). At the same time, the analog register
samples x2, hence x2 = x
(A)
1 . From t = T/2 to t = T the
analog register provides x1, causing the map circuit to
operate on x(B)0 = x1. Thus the map provides x
(B)
1 and
the register samples x3 = x
(B)
1 . From t = T to t = 3/2T ,
the register outputs x2, i.e. x
(A)
1 , the map computes x
(A)
2 ,
which is in turn sampled as x4. From t = 3/2T to t = 2T ,
the register outputs x3, i.e. x
(B)
1 and the map computes
x(B)2 which is sampled as x5 and so on.
It is self-evident how two different chaotic trajectories
emerging from the same map are kept separated in a time-
division fashion. In general terms, the information stored
on the interleaved analog register can be related to the
state of the chaotic systems as:
xn =
{
x(A)n/2 if n is even
x(B)
(n−1)/2 if n is odd
(4)
In other words, the SHs marked ‘A’ in Figure 6 store and
transfer the state of system ‘A’, while those marked ‘B’
store the state of system ‘B’.
The two systems are obviously independent, since there
is no exchange of information among the two. What
remains to be seen is if the sequences x(A)n and x
(B)
n
are themselves independent in a cross-correlation sense.
What if at startup the initial conditions x0 and x1 are iden-
tical? Being the dynamic chaotic, there is actually no
worry about synchronization. In fact, sensitivity to initial
conditions assures that the trajectories of system ‘(A)’
and ‘(B)’ cannot help rapidly diverging because of the
unavoidable mismatch in the initial conditions and the
effects of noise. Note that this would be true of any two
independent chaotic sources based on the same map, yet
this arrangement is particularly convenient, as it allows
to realize two identical chaotic sources while sharing a
large part of their hardware (the whole map circuit) and
to obtain an output sample every half clock cycle.
At this point, it is interesting to consider the statistical
properties of the interleaved sequence at the output of the
analog register, and to verify whether they can be useful
to some applications.
If we consider the sequence xn, its probability density
function (PDF) is of course the same as that of x(A)n (or
x(B)n ). Hence, interleaving does not influence the first or-
der statistics. On the contrary, the autocorrelation is ob-
viously affected. In fact we have:
Φx,x(n) =
{
Φx(A),x(A)(n/2) if n is even
µ2 if n is odd
(5)
where µ is the average (or DC component) of the se-
quences x(A)n and x
(B)
n , that we shall assume to be zero
for simplicity. If we take the Fourier transform of the au-
tocorrelation we obtain the power density spectrum, re-
sulting in:
X( jω) =
∞
∑
n=−∞
Φx,x(n)e− jω
T
2 n (6)
which can be rewritten as
X( jω) =
∞
∑
n=−∞
n even
Φx,x(n)e− jω
T
2 n+
+
∞
∑
n=−∞
n odd
Φx,x(n)e− jω
T
2 n =
=
∞
∑
m=−∞
Φx,x(2m)e− jω
T
2 2m
=
∞
∑
m=−∞
Φx(A),x(A)(m)e
− jωT m = X (A)( jω)
(7)
where T is the clock period. Hence, being a periodic
function, the power density spectrum is not affected.
Higher order moments, which are harder but not impos-
sible to compute, are generally all affected, but they have
a lower impact on typical applications.
APPLICATION EXAMPLE
In order to show an example in which an interleaved
chaotic source is adopted instead of a traditional one,
we shall consider an FM-DCSK communication system
[9, 10]. In an FM-DCSK modulator, a discrete time uni-
form PDF random/chaotic source is used as the input to
an FM modulator. In this way a spread-spectrum band-
pass carrier is obtained to be fed to a further DCSK mod-
ulator, as shown in Figure 7. Ideally the spread spectrum
carrier should be characterized by a bandwidth limited
to an interval and by a uniform power density spectrum
over that interval.
MAP
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register
Chaotic source
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modulator
LO
DCSK
modulator
binary
signal
clock
signal
... to the
channel
FM-DCSK modulator
BP spread spectrum carrier
Figure 7: FM-DCSK modulator and transmission unit.
If one looks at a practical case of the so called fast FM-
DCSK, where a random source is used to drive the FM
modulator, a spectrum as the one in Figure 8 (top-left)
is obtained for the signal out of the DCSK modulator.
The non-uniform power distribution is clearly given by
the FM modulation index which is used in practical fast
FM-DCSK systems.
If a uniform PDF white-spectrum chaotic source is used
instead of a random source, then the spectral character-
istics of the DCSK carrier are somehow slightly deteri-
orated. Typically, the closer to one the mixing rate rmix
of the chaotic process [11], the more perceptible the in-
fluence on the spectrum. Easy to implement chaotic sys-
tems (such as tent-map based ones) show mixing rates
which allow to perceive the spectral deterioration, but
still allow a satisfying behaviour. Top-right plot in Fig-
ure 8 shows the spectral properties of the FM-DCSK sig-
nal when a chaotic tent-map base process is used to feed
the FM modulator.
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Figure 8: Spectrum of the FM-DCSK signal for fast
FM-DCSK system. Top left corresponds to random data
fed to the FM modulator; top right to a chaotic stream
produced by a tent map based system; bottom left to a
chaotic stream produced by a tailed-tent-map system and
bottom right by an interleaved tailed tent map system.
Note that on the frequency axis value 2048 corresponds
to 100 MHz and that the amplitude axis is in dB.
In practice, it is common to use chaotic models where
particular strategies are adopted to enhance the imple-
mentation robustness. An example is offered by tailed
tent map (TTM) systems [3], such as:
xn+1 = 1−2|x− (1−θ)/2|+max(x−1+θ ,0) (8)
where θ is a control parameter in (0,1/2) usually taken
very close to zero. By adopting a TTM chaos generator
(θ = 0.05) the FM-DCSK signal spectrum is modified as
shown by the bottom left plot in Figure 8.
Finally, the bottom right plot shows the spectral prop-
erties of a DCSK signal generated using an interleaved
TTM based chaotic source. In this case not only the
applicability of the interleaving technique is verified:
a slightly better behaviour is also obtained. This im-
provement is due to the effects of the interleaving tech-
nique on the higher order moments of the chaotic pro-
cess. However note that the impact on the overall be-
haviour of a complete FM-DCSK system is almost negli-
gible. However, the possibility of using an interleaved
source is extremely interesting, since it allows to de-
sign chaotic sources capable of reaching the data rate
requirements of FM-DCSK modulators. As a reference
value, consider that typical systems designed so far re-
quire 20 Msample/s.
SAMPLE CIRCUIT
In order to show the effectiveness of the proposed tech-
nique, a sample circuit has been designed and simulated.
For this testing a well established 0.8µm CMOS tech-
nology has been adopted. The circuit has been designed
to reach an output data rate sufficient for the FM-DCSK
application illustrated above.
The schematic that we illustrate is based on [1], where
S2I dynamic mirrors [7] are used for enhanced speed and
accuracy. The TTM is chosen as the system nonlinear
function.
The map circuit is shown in Figure 9. Note that it re-
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Figure 9: Current mode TTM circuit.
quires two identical input currents to perform concur-
rently the comparisons necessary to evaluate the relative
position of the input and the breakpoints. For this eval-
uation active circuits are used, so that the main feature
of the circuit is that the voltage at the inputs can be kept
almost constant. In [1], a convenient way is suggested to
make this voltage VR generally available by means of a
dummy rectifier. This allows to use VR in other parts of
the circuit, for instance to connect the wells of M5 and
M10, cancelling the body effect and improving perfor-
mance.
Reference currents IR1 and IR2 are set respectively to
−2.5 and 45µA and set the breakpoint positions (θ =
1/20). Currents IB1 and IB2 (2.5µA) speed up signal pro-
cessing by never allowing mirrors to operate on null cur-
rents. Finally, IADJ (57.5µA) fixes the output offset and
sets the system invariant set to [−50,+50]µA. Current
mirrors are all high swing cascode and gate areas of tran-
sistors that could introduce matching errors are always
non-minimal (typically > 40µm2).
The analog delay is shown in Figure 10. This already
comprises two interleaved memory units, each of them
built up of two S2I dynamic current mirrors [7]. The
clocking scheme is as for a typical S2I system and
the unit embeds mirroring to provide currents to both
the map circuit inputs and the chaotic system output.
For convenience in Figure 10 the two interleaved ana-
log memories are distinguished by the postfixes “a” or
“b” applied to all the relevant devices, while the many
switches are named Sxxx.
Note that (as pointed out in [1]) for correct interfacing to
the map circuit, the voltage VR mentioned above must be
used as the reference voltage for the S2I dynamic mirrors
in order to exploit the low input impedance of the map
unit (in the figure, VB is simply a buffered version of VR).
This circuit ideally propagates the state variables without
introducing signal dependent errors, which is an impor-
tant condition for the accurate operation of the chaotic
system. Only the output variable is subject to a non-
negligible sampling error, which is an offset and thus
easy to deal with.
Figure 11 shows the evolution of the output variable
60.
40.
20.
0.0
-20.
-40.
-60.
0.0 0.5 1.0 1.5 2.0
Figure 11: The system output current as simulated by
SPICE.
when the system is simulated using SPICE with accurate
analog device models (BSIM 3). The output data rate is
20 Msample/s.
The observation of longer sequences has shown that the
unavoidable coupling among the two interleaved chaotic
systems due to circuit parasitic does not produce perceiv-
able effects such as synchronization. Direct estimation
of statistical properties from spice data has proven hard,
due to the inefficiency of SPICE time-step algorithms
when dealing with S2I circuits. In practice, it has not
been possible to obtain long enough sequences for reli-
able statistics estimation. Nonetheless, a mix of Spice
and behavioural simulations has allowed to obtain the
plots in Figures 12 and 13. The first refers to the proba-
bility density function and the second to the power den-
sity spectrum of the state variable which is propagated
through the analog register.
0
2000
4000
6000
8000
10000
12000
-5e-05 -4e-05 -3e-05 -2e-05 -1e-05 0 1e-05 2e-05 3e-05 4e-05 5e-05
Prob Dens Func
Figure 12: Estimation of the analog register variable xn
PDF for the presented circuit.
CONCLUSIONS
In this paper, the use of an interleaving technique applied
to discrete time chaotic sources has been proposed. Its
feasibility has been analytically shown and the usabil-
ity of the so obtained chaotic sources for a sample ap-
plication (FM-DCSK communication) has been verified
by simulations at the model level.
To validate the possibility of exploiting the proposed
technique at the hardware level, a CMOS circuit has been
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Figure 10: Interleaved analog delay elements and timing.
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Figure 13: Estimation of the power density spectrum rel-
ative analog register variable xn for the presented circuit.
On the x-axis the value 256 corresponds to the Shannon
frequency (10 MHz). The y-axis is in dB.
designed using a conventional 0.8µm technology. As far
as simulations have been ran, the circuit has shown oper-
ation in accordance with the expected behaviour. Some
data is still lacking about the estimation of the spectral
properties of the hardware interleaved chaotic generator.
Currently work is in progress, both in order to obtain
good estimation of the statistical properties of the sys-
tem directly from circuit simulation and to evaluate the
usability of interleaved chaotic sources to other applica-
tion fields.
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